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We describe a general purpose digital servo optimized for feedback control of lasers in atomic, molecular,
and optical (AMO) physics experiments. The servo is capable of feedback bandwidths up to roughly 1 MHz
(limited by the 320 ns total latency); loop filter shapes up to fifth order; multiple-input, multiple-output
control; and automatic lock acquisition. The configuration of the servo is controlled via a graphical user
interface, which also provides a rudimentary software oscilloscope and tools for measurement of system transfer
functions. We illustrate the functionality of the digital servo by describing its use in two example scenarios:
frequency control of the laser used to probe the narrow clock transition of 27Al+ in an optical atomic clock,
and length control of a cavity used for resonant frequency doubling of a laser.
I. INTRODUCTION
Control is ubiquitous in atomic, molecular, and optical
(AMO) physics. A typical experiment might include a
dozen or more feedback controllers for tasks such as laser
frequency, power, and phase stabilization1,2; temperature
stabilization3; and vibration isolation4. Yet the control
repertoire practiced by an average AMO physicist is often
limited to simple proportional-integral-derivative (PID)
feedback, unable to leverage the developments of the field
of control theory over the past several decades5,6.
With the rapid development of hardware suitable for
low-latency digital signal processing (DSP), such as field-
programmable gate arrays (FPGAs) and digital signal
processors, high-speed digital feedback controllers have
become increasingly practical and increasingly common
over the past decade. The advantages of a digital ap-
proach include fast and easy (no soldering) reconfigura-
tion of the feedback transfer function; implementation of
multiple-input, multiple-output (MIMO) transfer func-
tions with shapes that go beyond PID3,4,7–9; the ability
to detect whether the system is currently locked and to
perform automatic lock acquisition10–12; the integration
of signal pre-processing such as digital lock-in amplifiers
for generation of the error signal13; and the integration
of diagnostics for easy analysis of open- and closed-loop
system performance2. While for many years digital con-
trollers were limited to low bandwidth applications such
as temperature controllers, modern hardware is capable
of MHz bandwidth feedback control. However, there is
typically a tradeoff between ease of use and performance,
with microcontrollers being easier to program and less ex-
pensive but limited to feedback bandwidths below about
100 kHz9,10,12, and digital signal processors and FPGAs
being capable of several MHz feedback bandwidths but
more expensive and usually requiring knowledge of spe-
cialized, low-level programming languages7,8,13.
We have developed a general purpose digital servo op-
timized for feedback control of lasers in AMO physics
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experiments. The servo is based on a custom-built hard-
ware box that includes an FPGA for computation of
feedback transfer functions, two channels of low-noise
and high-speed analog-to-digital conversion (ADC), and
three channels of low-noise and high-speed digital-to-
analog conversion (DAC). The hardware latency is suit-
able for feedback to acousto-optic modulators (AOMs)
with bandwidths of several hundred kHz, and one of the
analog output channels includes a high-voltage amplifier
for driving piezoelectric transducers (PZTs). Configu-
ration of the feedback transfer function and diagnostic
tools are controlled via a graphical user interface (GUI)
that runs on a standard personal computer (PC). The
hardware and software design is public domain and avail-
able for download online14. Others are encouraged to use
the digital servo as is (which does not require knowledge
of any programming languages), or to modify the de-
sign to suit their own purposes and to contribute their
modifications to the project website. The goal of this
project is to lower the entry barrier for the use of high-
performance digital control tools, enabling physicists to
go beyond simple PID.
This paper proceeds as follows. Section II describes
the hardware, firmware, and software design of the digital
servo. Section III describes the use of the digital servo
in two example applications: frequency control of the
clock laser used in an 27Al+ optical atomic clock, and
length control of a cavity used for resonant frequency
doubling of a laser. Some of the advantages of the digital
servo relative to analog servos are highlighted. Section IV
summarizes and concludes. Finally, Appendix A presents
a detailed description of the digital filter design used in
the digital servo.
II. DESIGN
The digital servo is comprised of a custom-built hard-
ware box that implements the desired feedback transfer
function using infinite impulse response (IIR) filters in an
FPGA, firmware that describes the DSP in the FPGA,
and a software GUI that runs on a PC for setting the feed-
back transfer function and controlling diagnostic tools.
2These three components will be described in the follow-
ing three subsections.
A. Hardware
The digital servo hardware consists of two printed cir-
cuit boards (PCBs) packaged in a 56 × 200 × 205 mm3
box. The first is a commercial FPGA integration module
(Opal Kelly XEM6010-LX15015), which contains a Xilinx
Spartan 6 XC6SLX150-2 FPGA15, a 32 MB flash mem-
ory, a 128 MB SDRAM, and a universal serial bus (USB)
2.0 interface. This FPGA was selected for its combina-
tion of high DSP performance and relatively low cost.
Specifically, it contains 180 DSP48A1 slices that are each
capable of performing 18 × 18 bit signed integer multi-
plication in a single clock cycle. The 35 × 35 bit signed
integer multiplications used to compute the IIR filters in
the digital servo are performed using four DSP48A1 slices
combined to form a single multiplier. Although the maxi-
mum clock rate for these 35×35 multipliers is specified to
be 39 MHz in the timing report generated by the Xilinx
ISE Design Suite15, we overclock them at 100 MHz with-
out any pipeline stages and have not seen any resulting
multiplication errors. Note, however, that all testing and
operation of the digital servos reported here took place in
well temperature controlled laboratories, and that tem-
peratures or supply voltages closer to the specified limits
of the FPGA may cause multiplication errors at this clock
rate. The flash memory is used to store both the FPGA
firmware and the servo feedback configuration while the
power is off. The SDRAM is used to store the values of
the digitized signals at sample rates up to 6 MHz; this
data is read back to the PC at a slower rate for off-line
analysis of noise spectra and transfer functions. The dig-
ital servo hardware communicates with the PC over the
USB interface.
The second PCB is a custom-built daughterboard that
provides two channels of high-speed analog input, two
channels of high-speed analog output, and one channel
of low-speed analog output. The high-speed inputs and
outputs are implemented by a two channel, 16 bit ADC
(Linear Technology LTC219515) and a two channel, 16
bit DAC (Analog Devices AD978315), both of which op-
erate with update rates of 100 MHz. These chips were
selected for their low pipeline delays, their low noise, and
their use of low voltage differential signal (LVDS) inter-
faces. Input and output range scaling of the high-speed
channels is provided by variable gain amplifiers (VGAs,
Analog Devices AD825115), so that the high-speed in-
puts have a software selectable range of ±0.5 V, ±1 V,
±2 V, or ±4 V and the high-speed outputs have a soft-
ware selectable range of ±1 V, ±2 V, ±4 V, or ±8 V. The
analog bandwidth of the high speed inputs and outputs
is limited by the VGAs to between 3 MHz and 10 MHz
depending on the gain setting. The low-speed output is
implemented by a single channel, 20 bit DAC (Analog
Devices AD579115) that operates with a 1 MHz update
rate. Two output amplifiers are included so that the
output range 0 V to +10 V is available on one output
connector and the output range 0 V to +65 V is avail-
able on a second output connector. The daughterboard
also provides several channels of digital input, which can
be used for integrator hold or automatic lock acquisi-
tion functionality, and digital output, which can be used
to tell other parts of a complex experiment whether the
servo is currently locked.
The input noise of the analog inputs when set to the
±0.5 V input range and shorted to ground is 50 nV/
√
Hz
at 1 kHz, and the long-time stability is 2 µV for averaging
times between 10−3 s and 103 s (in a well temperature
controlled laboratory). Note that this stability is smaller
than one bit of the 16 bit ADC, which is possible because
we are oversampling in the regime where the analog noise
at the input of the ADC is slightly larger than one bit16.
This dithering is important as it suppresses limit cycle
oscillations. The output noise of the high-speed analog
outputs when set to the ±1 V output range is 40 nV/
√
Hz
at 1 kHz. The output noise of the low-speed analog out-
put is 20 nV/
√
Hz at the 0 V to +10 V output range
connector and 300 nV/
√
Hz at the 0 V to +65 V output
range connector at 1 kHz.
B. Firmware
The digital servo firmware is written in the Verilog
hardware description language17 using the Xilinx ISE De-
sign Suite15. Figure 1 shows a block diagram depicting
the DSP modules and signal paths. Most of the calcu-
lations are clocked at 100 MHz. The discretized analog
signals are passed between DSP modules in the FPGA
as 24 bit signed integer signals, and the IIR filters inter-
nally use 35 bit signed integer signals to represent both
the data and the coefficients to prevent rounding errors8.
The settings of each module and all of the signal con-
nections not pictured in Fig. 1 are software configurable
in the GUI, and many of the IIR filters can be option-
ally bypassed when they are not needed to minimize the
latency.
Each of the analog inputs is immediately followed by
a first-order IIR filter. This filter can be either enabled
or disabled (bypassed) and is typically configured as a
low-pass filter to remove input noise above the desired
feedback bandwidth.
Each analog output signal is generated as the sum of
a loop filter module (i.e., feedback controller), a sweep
module that generates a triangle wave, and a relock mod-
ule that performs automatic lock acquisition. The loop
filter module can take any of the analog signals as its in-
put and consists of up to four sequentially applied first-
or second-order IIR filters. For example, a proportional-
integral-integral-derivative (PIID) filter, which is third
order, can be configured by enabling three sequential first
order IIR filters (PI, PI, PD where PI is a proportional-
integral filter and PD is a proportional-derivative filter).
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FIG. 1. Block diagram depicting the digital servo DSP modules and signal paths. Green blocks are analog components and
blue blocks are DSP modules implemented in the FPGA. Note that this FPGA configuration uses 164 out of 180 available
DSP48A1 slices. Utilization of all other types of FPGA resources is below 50%. FPGA: field-programmable gate array; VGA:
variable gain amplifier; ADC: analog-to-digital converter; DAC: digital-to-analog converter; IIR: infinite impulse response filter;
LP: low-pass filter; LO: lock-in local oscillator; MOD: modulation signal used for transfer function measurement; AINx: analog
input channel x; AOUTx: analog output channel x; DINx: digital input channel x; DOUTx: digital output channel x.
For a comprehensive description of the IIR filters imple-
mented in the digital servo as well as Bode diagrams of
the built-in IIR filter transfer functions, see Appendix A.
The relock module can accept any of the analog signals or
digital inputs as its input. If the input signal is within the
software defined “locked” range, the relock module out-
put is zero. If the input signal falls outside the “locked”
range, the relock module holds the output (and internal
state) of the loop filter module constant and outputs a
triangle wave sweep with an amplitude that doubles ev-
ery cycle and a constant slew rate. Once the input signal
returns to the “locked” range, the loop filter module is
re-enabled and the relock module output ramps back to
zero.
In addition to the input and output signals discussed
above, there are digital lock-in amplifier and digital phase
4TABLE I. Computational cost of DSP modules and hardware used in the digital servo. Note that the latency and throughput
values assume a 100 MHz FPGA clock. Communication with both the ADC and the high-speed DAC is a combination of
parallel and serial, and the firmware latencies are dominated by serialization and deserialization of the data.
Module Latency [ns] Throughput [MHz] DSP48A1 slices
ADC total 130 100 0
hardware 88 – –
firmware 42 – –
High-speed DAC total 90 100 0
hardware 70 – –
firmware 20 – –
Low-speed DAC total 1330 1 0
hardware 180 – –
firmware 1150 – –
First order low-pass IIR filter 30 100 8
First order generic IIR filter 30 100 12
Second order generic IIR filter (time multiplexed) 80 100/27 4
Lock-in amplifier (not including pre and post filters) 10 100 6
Phase detector (including post filters) 240 100 25
Transfer function measurement – 100 5
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FIG. 2. Block diagram showing details of the lock-in ampli-
fier and phase detector modules. AINx: analog input chan-
nel x; HP2: second-order high-pass IIR filter; LP2: second-
order low-pass IIR filter; φ: phase shifter; LO: local-oscillator;
LP: first-order low-pass IIR filter; LOCKIN: lock-in amplifier
module output signal; PHASEDET: phase detector module
output signal.
detector modules implemented in the FPGA (see Fig. 2).
The lock-in module takes either of the analog inputs, op-
tionally applies a pre-filter (typically a high-pass filter),
multiplies it by an internally generated local oscillator,
and optionally applies a post-filter (typically a low-pass
filter). The lock-in local oscillator (LO) signal can be
summed onto any of the analog outputs. The phase de-
tector module takes either of the analog inputs, multiplies
it by both quadratures of a second internally generated
LO, low-pass filters the products, and then takes the arc-
tangent of the ratio of the results. The phase detector
LO can optionally be clocked from an external 10 MHz
reference. The phase detector output is unwrapped such
that it can track phase noise with an amplitude up to
±216pi radians. Undetected cycle slips are avoided as
long as the absolute value of the input phase minus the
LO phase changes by less than pi radians in each 10 ns
FPGA clock cycle.
The minimum latency of the servo, measured as the
time delay for a signal to propagate from an analog in-
put to one of the fast analog outputs, is τ = 320 ns
including a single first-order IIR filter. This limits the
feedback bandwidth to roughly 1 MHz (more precisely
there is a pi phase shift at f = 1/(2τ) = 1.6 MHz). Addi-
tional IIR filters and other functionality can be enabled
at the cost of increased latency and hence reduced feed-
back bandwidth. Table I lists the latency of several of
the DSP modules used in the digital servo. The latency
of each module should be kept in mind when selecting a
loop filter configuration for high-bandwidth applications.
C. Software
The digital servo software is written in the C++ pro-
gramming language and uses the Qt application devel-
opment framework18 for creation of the GUI. Qt enables
easy portability between different operating systems, and
we have compiled and run the digital servo GUI on both
Microsoft Windows15 and Linux.
The primary functionality of the GUI is to provide (vir-
tual) knobs for setting the feedback transfer functions.
Internally, the GUI controls the configuration and the
5connectivity of the DSP modules described in Sec. II B.
Additionally, the GUI includes a rudimentary software
oscilloscope that can be used to monitor the performance
of the system and controls for recording the values of the
digital servo signals to files on the PC. Finally, the GUI
can implement slow feedback to control the temperature
of lasers via a recommended standard 232 (RS-232) serial
port.
The digital servo hardware and firmware are capable
of running autonomously, without being connected to a
PC. Of course, most of the configuration settings cannot
be changed in this mode, but we have found that for
some applications the relock module is able to keep the
system locked without any human intervention for weeks
at a time. This capability also allows the digital servo to
run continuously while the control PC is restarted.
III. EXPERIMENTAL APPLICATIONS
This section presents two example applications of the
digital servo, which serve to illustrate some of the advan-
tages over an analog servo. The first is a frequency servo
for a laser that is used to drive the narrow 1S0 ↔ 3P0
transition of 27Al+ in an optical atomic clock19. This ex-
ample illustrates MIMO feedback and the automatic re-
locking feature of the digital servo. The second is a length
servo for a laser frequency doubling cavity20. This exam-
ple illustrates use of the digital servo for system transfer
function measurement and implementation of a feedback
transfer function which includes a notch filter.
A. Clock laser frequency servo
We have used the digital servo to lock the frequency
of a 1070 nm fiber laser to a Fabry-Pe´rot cavity, as de-
scribed by Leibrandt, Bergquist, and Rosenband 21 and
shown schematically in Fig. 3. The cavity length is ther-
mally shifted by the circulating laser power in the cavity,
so we must also stabilize the circulating power. The ac-
tuators in this example are the temperature of the laser
(for slow laser frequency corrections), a PZT in the laser
(for intermediate speed laser frequency corrections), the
frequency of a voltage-controlled oscillator (VCO) that
drives a fiber-coupled acousto-optic modulator (AOM,
for fast laser frequency corrections), and the amplitude
of the VCO (for laser power corrections). The laser fre-
quency error signal is derived from the cavity reflection
by the Pound-Drever-Hall (PDH) method22, and the cir-
culating power error signal is generated by a photodiode
which monitors the laser power transmitted through the
cavity. The transfer function for fast laser frequency feed-
back via the VCO frequency is PIID. The derivative gain
is used to increase the achievable feedback bandwidth,
which is limited to 500 kHz by the acoustic-wave prop-
agation time in the AOM (i.e., a time delay). Since the
frequency tuning range of the AOM is limited to a few
USB
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FIG. 3. Block diagram depicting feedback control of the laser
frequency of a laser used for interrogation of the clock tran-
sition of 27Al+. Gray paths denote electrical signal propaga-
tion, and red paths denote laser propagation. RS-232: recom-
mended standard 232 serial port; USB: universal serial bus;
I: integral IIR filter; PI: proportional-integral IIR filter; PD:
(gain limited) proportional-derivative IIR filter; LP: low-pass
IIR filter; FREQ: frequency tuning port; AMP: amplitude
tuning port; VCO: voltage-controlled oscillator; LP: low-pass
filter; LO: local oscillator; DBM: double-balanced mixer; PD:
photodiode; TEMP: temperature tuning port; PZT: piezo-
electric transducer tuning port; AOM: acousto-optic modu-
lator; EOM: electro-optic phase modulator; PBS: polarizing
beam splitter; λ/4: quarter-wave plate.
MHz, we also feed-back to the laser PZT with a band-
width of the order of 10 Hz and a frequency tuning range
of a few tens of MHz, and we feed-back to the laser tem-
perature with a bandwidth of the order of 10 mHz and an
unlimited frequency tuning range. All of these feedback
paths are implemented using a single digital servo hard-
ware box. The AOM frequency feedback bandwidth is
sufficient to significantly reduce the laser linewidth from
its unlocked value of roughly 5 kHz. The fractional fre-
quency stability of this laser when locked to the Fabry-
Pe´rot cavity is 2×10−15 for averaging times between 0.5 s
and 10 s21, limited by thermomechanical length fluctua-
tions of the cavity23 rather than servo noise.
The digital servo automatically acquires lock to the
cavity upon turning the power on, and automatically re-
locks when a disturbance causes the laser to fall out of
lock. Figure 4 shows the behavior of the digital servo
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FIG. 4. Automatic relocking of the clock laser. The digital
servo analog input and output signals are plotted as a function
of time; the cavity transmission trace is scaled and offset by
+1 V for clarity. The laser power is switched off between
t1 = 0.1 s and t2 = 0.3 s. The digital servo enables the
servo at t3 = 0.349 s when the cavity transmission crosses the
threshold Vth = 2 V.
relock module when the laser power is briefly switched
off using an AOM. The servo determines if the laser is
locked to the cavity by checking if the transmitted power
is greater than a threshold set in the GUI. When the laser
power is switched off at t1 = 0.1 s, the outputs of the laser
temperature and PZT loop filters are held constant and
the PZT is swept with a constant slew rate and a grad-
ually increasing amplitude. The laser power is switched
back on at t2 = 0.3 s. Note that the threshold is set such
that when the 10 MHz PDH phase modulation sideband
of the laser sweeps over the cavity resonance at 0.316 s,
the servos are not engaged. Finally, at t3 = 0.349 s the
laser phase modulation carrier sweeps over the cavity res-
onance and the loop filters are turned back on. Since the
relock functionality of the digital servo is implemented
in the FPGA, it can be much faster than is shown here,
limited only by the bandwidth and latency of the analog
inputs and outputs.
B. Laser frequency doubling cavity servo
We have also used the digital servo to lock the res-
onance of a laser frequency doubling cavity to a laser,
as shown schematically in Fig. 5. The doubling cavity
implements nonlinear frequency conversion from 534 nm
to 267 nm in a BBO (β-BaB2O2) nonlinear crystal, and
is based on the one used by Wilson et al. 20 . The actu-
ator is a PZT that tunes the length of the cavity, and
the error signal is derived from the cavity reflection us-
ing the Ha¨nsch-Couillaud (HC) method24. The 534 nm
buildup light which leaks through one of the cavity mir-
Digital servo hardware
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130 V ZD
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FIG. 5. Block diagram depicting feedback control used to
lock a laser frequency doubling cavity to a laser. Gray paths
denote electrical signal propagation, green paths denote visi-
ble laser light, and purple paths denote ultraviolet laser light.
Note that the Zener diode is used to protect the piezoelec-
tric transducer. NOTCH: notch IIR filter; PI: proportional-
integral IIR filter; LP: low-pass IIR filter; ZD: Zener diode;
PZT: piezoelectric transducer; λ/4: quarter-wave plate; WP:
Wollaston prism; PD: photodiode; BBO: β-BaB2O2 nonlinear
crystal.
TABLE II. Summary of measurements used to determine the
transfer function of a SISO plant while feedback is applied to
keep the plant near the setpoint.
Configuration Measured Inferred
G K transfer function transfer function
1 0 z
m
≡ XAD = AD AD = XAD
1 K z
m
≡ XK =
AD
1+ADK
K = 1
XK
−
1
AD
G K z
m
≡ XG =
ADG
1+ADGK
G = XG
AD(1−KXG)
rors is monitored by a photodiode and used for automatic
relocking, similar to that described in Sec. III A.
We measure the transfer function of the doubling cav-
ity PZT by adding a swept sine wave to the digital servo
output and recording the resulting error signal at the
digital servo input. This functionality is only partially
automated: the digital servo GUI automatically collects
the data but the data processing happens manually off-
line. An alternative approach has been demonstrated by
Sparkes et al. 2 in which the transfer function is measured
at all frequencies simultaneously using white noise.
Since the HC method produces an error signal which
is only linear for small deviations from the cavity reso-
nance, we measure the transfer function while the cav-
ity length is locked to the laser. The block diagram of
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FIG. 6. (a) Block diagram illustrating use of the digital
servo for measurement of the transfer function of a laser fre-
quency doubling cavity. K: controller (IIR filter implemented
in the FPGA); m: modulation (added to the controller output
for transfer function measurement); D: digital-to-analog con-
verter; G: plant (laser frequency doubling cavity); y: plant
output; A: analog-to-digital-converter; z: discretized plant
output. (b) Measured transfer functions of the digital servo
DAC and ADC (AD, blue dashed line) and the doubling cav-
ity PZT (G, yellow line, scaled by -26 dB for clarity), as well
as calculated transfer functions of the digital servo (K, red
dash dotted line, scaled by +26 dB for clarity) and the prod-
uct of all of the above transfer functions (ADKG, thick purple
line). The corner frequency of the PI filter used in the feed-
back transfer function is 6500 Hz.
the digital servo controlling a generic single-input, single-
output (SISO) plant is shown in Fig. 6(a). This can be
translated into an equation for the digitized output z as
a function of the modulation m:
z =
ADG
1 +ADGK
m . (1)
In order to determine the transfer function of the plant
G (i.e., the laser frequency doubling cavity), we measure
the transfer function z/m for two different configurations
of the signal path summarized in Tab. II. In the first mea-
surement (Tab. II, line 1), the output of the digital servo
is connected directly to the input of the digital servo, by-
passing the plant altogether (G→ 1), and the loop filter
is turned off (K → 0). This measurement gives us the
product AD, which is the combined transfer function of
the analog-to-digital converter and the digital-to-analog
converter. In the second measurement (Tab. II, line 3),
the digital servo is connected to the plant (G→ G) and
the loop filter is turned on (K → K). This measurement,
combined with the previous measurement and a priori
knowledge of the transfer function of the loop filter K,
gives us the transfer function of the plant G. Note that
if the transfer function of the loop filter were not known
a priori, it could be determined by a third measurement
(Tab. II, line 2). The measured transfer function of the
doubling cavity PZT is shown in Fig. 6(b). Note that the
1 kHz low-pass component of the PZT transfer function is
due to an electrical low-pass filter composed of the 220 Ω
resistor shown in Fig. 5 and the 0.75 µF capacitance of
the PZT, which is used to reduce the voltage noise of the
digital servo analog output at high frequencies.
The doubling cavity PZT has several mechanical reso-
nances, with the lowest being at 25 kHz. We use a notch
filter in the feedback transfer function to suppress oscilla-
tions at this frequency, which allows for an improved feed-
back bandwidth. The transfer function ADKG shown in
Fig. 6(b) has a gain margin of 2.0 and a phase margin
of 45 degrees, with a feedback bandwidth of 10 kHz. In
comparison, an analog PID filter can only achieve a 6 kHz
feedback bandwidth with the same gain and phase mar-
gin for this doubling cavity, limited by the requirement
that the loop gain be below unity at the PZT resonance
frequencies.
IV. CONCLUSION
We have described a digital servo with two analog in-
put channels and three analog output channels, capa-
ble of MIMO control with bandwidths up to roughly
1 MHz. Computation of the feedback transfer function
takes place in an FPGA for high-speed and determinis-
tic timing, and the servo configuration is controlled via a
GUI that runs on a PC. The digital servo can implement
feedback transfer functions consisting of up to four cas-
caded first- and second-order IIR filters, which allows for
loop shapes such as PIID or PI with a notch filter, as well
as automatic relocking. Diagnostic functionality includes
a rudimentary software oscilloscope and measurement of
system transfer functions. We presented two example
applications of the digital servo that illustrate the above
capabilities. The hardware and software design is public
domain and available for download online14, and others
are encouraged to try it out in their own laboratories.
While the design is optimized for feedback control of
lasers in AMO physics experiments, it is intended to
be general purpose and it should be applicable to other
control applications with similar bandwidth, noise, and
loop shape requirements. Furthermore, with modified
firmware, it is possible to perform more specialized con-
trol tasks using the same hardware. In addition to the
general purpose digital servo described here, this hard-
ware has also been used for low-drift digital demodula-
tion of a PDH error signal25, feedforward corrections of
acceleration induced laser frequency noise21, and phase
8locking of a robust, portable frequency comb26.
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Appendix A: Digital signal processing primer
The following is a description of the theory behind the
DSP used in the digital servo. For more details, please
consult the control theory review article by Bechhoefer 6
or one of the many control theory textbooks (e.g., Dut-
ton, Thompson, and Barraclough 5).
Most of the DSP performed by the digital servo con-
sists of first- and second-order IIR filters. Higher-order
filters are built up by sequential application of several
first- and second-order filters. This is better than using
a single higher-order IIR filter both because it minimizes
the discretization errors due to finite precision integer
math and because the modularity of this approach makes
filter design and programming easier.
Here, we design IIR filters by first writing down a con-
tinuous transfer function, second converting to a discrete
transfer function, and third extracting the corresponding
IIR filter. These three steps are described below for one
example: a gain-limited PI filter. Table III and Figs. 7
and 8 catalog the continuous and discrete versions of the
first- and second-order filters implemented in the digital
servo.
1. Continuous transfer function
Formally, the transfer function is obtained by Laplace
transformation of the equations of motion of the dynami-
cal system. In practice, however, controller transfer func-
tion design typically proceeds in the reverse direction:
first a transfer function is postulated and second a corre-
sponding controller (i.e., dynamical system) is built. For
a gain-limited PI filter, we postulate the transfer function
H(s) = K
1 + s2pif0
1
g +
s
2pif0
(A1)
where K is the proportional gain, f0 is the PI corner
frequency, and g is the gain limit. To convert from the
Laplace transformation variable s to angular frequency
ω, simply evaluate H(s) at s = iω.
2. Discrete transfer function
To go from a continuous transfer function H(s) to a
discrete transfer function H(z), we use Tustin’s transfor-
mation (an approximate version of the z transformation):
s→ 2
Ts
1− z−1
1 + z−1
, (A2)
where Ts is the sample time. This corresponds to dis-
cretization of the equations of motion using the trape-
9TABLE III. Catalog of IIR filters implemented in the digital servo. Note that the PI and PD filters are gain-limited such that the maximum gain is Kg, and that we
have defined f˜0 ≡ pif0Ts. The parameter ranges are selected such that rounding errors do not cause the discretized transfer function to be significantly different from
the continuous transfer function.
Type Continuous IIR filter coefficients Scaling and parameter ranges
transfer function a1/a0 a2/a0 b0/a0 b1/a0 b2/a0 a0 f0 [Hz] Q K [dB] g [dB]
LP K
1+ s
2pif0
1−f˜0
1+f˜0
Kf˜0
1+f˜0
Kf˜0
1+f˜0
226 [1, 107] [0, 40]
HP K
1+
2pif0
s
1−f˜0
1+f˜0
K
1+f˜0
−
K
1+f˜0
226 [1, 107] [−40, 40]
AP K
s
2pif0
−1
s
2pif0
+1
1−f˜0
1+f˜0
K 1−f˜0
1+f˜0
−K 226 [1, 107] [0, 40]
I K 2pif0
s
1 Kf˜0 Kf˜0 2
26 [1] [0, 200]
PI K
1+ s
2pif0
1
g
+ s
2pif0
1−f˜0/g
1+f˜0/g
K 1+f˜0
1+f˜0/g
−K 1−f˜0
1+f˜0/g
226 [10, 106] [−40, 40] [5,∞]
P K 0 K 0 226 [−200, 200]
PD K
1+ s
2pif0
1+ s
2pif0g
1/g−f˜0
1/g+f˜0
K 1+f˜0
1/g+f˜0
−K 1−f˜0
1/g+f˜0
226 [10, 106] [−40, 0] [5, 30]
LP2 K
1+ s
2pif0Q
+
(
s
2pif0
)
2
2[1−f˜20 ]
1+
f˜0
Q
+f˜2
0
−
1−
f˜0
Q
+f˜2
0
1+
f˜0
Q
+f˜2
0
Kf˜2
0
1+
f˜0
Q
+f˜2
0
2Kf˜2
0
1+
f˜0
Q
+f˜2
0
Kf˜2
0
1+
f˜0
Q
+f˜2
0
232 [102, 106] [0.5, 102] [0]
HP2 K
1+
2pif0
sQ
+
(
2pif0
s
)
2
2[1−f˜20 ]
1+
f˜0
Q
+f˜2
0
−
1−
f˜0
Q
+f˜2
0
1+
f˜0
Q
+f˜2
0
K
1+
f˜0
Q
+f˜2
0
−
2K
1+
f˜0
Q
+f˜2
0
K
1+
f˜0
Q
+f˜2
0
232 [103, 105] [0.5, 102] [0]
NOTCH
K
[
1+
(
s
2pif0
)
2
]
1+ s
2pif0Q
+
(
s
2pif0
)
2
2[1−f˜20 ]
1+
f˜0
Q
+f˜2
0
−
1−
f˜0
Q
+f˜2
0
1+
f˜0
Q
+f˜2
0
K[1+f˜20 ]
1+
f˜0
Q
+f˜2
0
−
2K[1−f˜20 ]
1+
f˜0
Q
+f˜2
0
K[1+f˜20 ]
1+
f˜0
Q
+f˜2
0
232 [102, 106] [0.5, 10] [0]
I/HO K
1+ s
2pif0g
[
2pif0
s
+ 1
Q
+ s
2pif0
]
2
1+f˜0g
−
1−f˜0g
1+f˜0g
K
1+
f˜0
Q
+f˜2
0
1
g
+f˜0
−2K
1−f˜2
0
1
g
+f˜0
K
1−
f˜0
Q
+f˜2
0
1
g
+f˜0
226 [102, 105] [10−2, 102] [0] [20, 40]
10
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FIG. 7. Transfer functions of the first-order IIR filters implemented in the digital servo. The continuous time, analytic transfer
function is plotted in blue, and the discrete time, integer math transfer function is plotted in red. Note that the blue curve
is covered up by the red curve in most cases, indicating that the discrete transfer function reproduces the continuous transfer
function to within the line width.
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FIG. 8. Transfer functions of the second-order IIR filters implemented in the digital servo. The continuous time, analytic
transfer function is plotted in blue, and the discrete time, integer math transfer function is plotted in red. The vertical black
line denotes the Nyquist frequency of the IIR filter update rate.
zoidal rule for integration. For the case of the gain-
limited PI filter, we get
H(z) =
K 1+pif0Ts1+pif0Ts/g −K
1−pif0Ts
1+pif0Ts/g
z−1
1− 1−pif0Ts/g1+pif0Ts/g z−1
. (A3)
3. IIR filter
The inverse of the z transformation variable, z−1,
means “delay by Ts”. As a result, the general discrete
transfer function
H(z) =
b0 + b1z
−1 + b2z
−2 + · · ·
a0 − a1z−1 − a2z−2 − · · ·
(A4)
can be interpreted as an IIR filter with a corresponding
difference equation
yn = (a1yn−1 + a2yn−2 + · · ·
+ b0xn + b1xn−1 + b2xn−2 + · · · ) /a0 , (A5)
where xi are the inputs and yi are the outputs. For the
case of the gain-limited PI filter, the IIR filter coefficients
are given by
a0 = 1 (A6)
a1 =
1− pif0Ts/g
1 + pif0Ts/g
(A7)
b0 = K
1 + pif0Ts
1 + pif0Ts/g
(A8)
b1 = −K
1− pif0Ts
1 + pif0Ts/g
. (A9)
4. Implementation details
A final consideration is that on the FPGA, IIR fil-
ters are implemented with finite precision (fixed point)
math. Thus, it is important to consider truncation of
both the filter coefficients and the data, as well as poten-
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z -1 z -1 ÷ z -1 =
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FIG. 9. Block diagram showing details of the implementation of the first-order IIR filters used in the digital servo. The blocks
labeled z−1 denote registers which delay the signal by one time step. Each dashed gray box is a 35×35 multiply-add operation
that uses four combined DSP48A1 slices, followed by an output register. The division by a0 is actually a bit shift operation
and does not require any DSP48A1 slices. The latency is three clock cycles.
tial overflow due to high gain. In our implementation,
the gain-limited PI filter coefficients above are scaled by
226 and we use 35 bit × 35 bit signed integer multipli-
cation. Figs. 7 and 8 show the finite precision transfer
functions of the IIR filters built in to the digital servo;
their good agreement with the continuous transfer func-
tions indicates that we are using enough bits.
The first-order IIR filters are implemented in the
FPGA as shown in Fig. 9. A new output is calculated
every clock cycle, and the latency is three clock cycles.
The second-order IIR filters are implemented using a fi-
nite state machine that calculates a new output every 27
clock cycles based on Eq. A5. A single 35× 35 bit multi-
plier is used in a time multiplexed fashion to sequentially
compute all five of the multiplications, and the latency
is eight clock cycles.
